PDN modeling for high-speed multilayer PCB boards and decap optimization using machine learning techniques by Zhang, Ling
Scholars' Mine 
Doctoral Dissertations Student Theses and Dissertations 
Spring 2021 
PDN modeling for high-speed multilayer PCB boards and decap 
optimization using machine learning techniques 
Ling Zhang 
Follow this and additional works at: https://scholarsmine.mst.edu/doctoral_dissertations 
 Part of the Electrical and Computer Engineering Commons 
Department: Electrical and Computer Engineering 
Recommended Citation 
Zhang, Ling, "PDN modeling for high-speed multilayer PCB boards and decap optimization using machine 
learning techniques" (2021). Doctoral Dissertations. 2989. 
https://scholarsmine.mst.edu/doctoral_dissertations/2989 
This thesis is brought to you by Scholars' Mine, a service of the Missouri S&T Library and Learning Resources. This 
work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the 
permission of the copyright holder. For more information, please contact scholarsmine@mst.edu. 
PDN MODELING FOR HIGH-SPEED MULTI-LAYER PCB BOARDS AND DECAP




Presented to the Graduate Faculty of the 
MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY 
In Partial Fulfillment of the Requirements for the Degree 





Chulsoon Hwang, Advisor 
Jun Fan, Co-advisor 
James Drewniak 








This dissertation consists of the following three articles, formatted in the style used 
by the Missouri University of Science and Technology:
Paper I, found on pages 5-24, is intended for submission to IEEE Transactions on 
Electromagnetic Compatibility.
Paper II, found on pages 25-42, has been submitted to International Journal o f 
Numerical Modeling: Electronic Networks, Devices and Fields.
Paper III, found on pages 43-71, is intended for submission to IEEE Transactions 
on Microwave Theory and Techniques.
iv
ABSTRACT
In power distribution networks (PDN), there are two main challenges nowadays. 
One challenge is how to efficiently model and calculate the impedance for arbitrary-shape 
and multi-layer PDN systems. The second challenge is the optimization of decoupling 
capacitors in the pre-layout stage. This dissertation proposes novel solutions to these two 
challenges. To tackle the first challenge, a boundary element method (BEM) is utilized to 
calculate the quasi-static inductances between vertical vias for arbitrary-shape planes. Then 
a specialized circuit solver is developed to solve the equivalent circuit of inductances and 
capacitances for multi-layer PDN structures. Also, a contour integral method (CIM) is used 
to calculate the DC IR drop. Therefore, both DC and AC impedance can be calculated very 
efficiently. Afterward, over one million printed circuit boards (PCBs) are generated with 
different board shapes, stackups, IC location, and decap placement. A deep learning model 
is trained with the generated data to predict the impedance for any new board using just 0.1 
seconds. What’s more, deep reinforcement learning (DRL) is adopted to accelerate the 
decap optimization process. Large amounts of PCBs with different shapes, stackups, IC 
location, VRM location, and decap locations are generated and used to train a DRL model. 
The trained DRL can predict a near-optimal solution to satisfy a target impedance for any 
new board that has not been used for training within 0.1 seconds. Then the solution is fed 
to a genetic algorithm (GA) as a seed solution, which can greatly reduce the search time 
for the GA. The modeling method and the machine learning techniques proposed in this 
work are novel and valuable to the efficiency improvement of pre-layout decap 
optimization and post-layout performance evaluation for PDN systems.
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A Reduced incidence matrix
n Number of nodes
b Number of branches
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1. INTRODUCTION
1.1. PDN POST-LAYOUT MODELING
In power distribution networks (PDN), reducing both DC and AC impedances is 
important to the functional stability of integrated circuits (IC). Simulating the PDN 
impedance for complex PDN designs with irregular board shapes and multiple layers is 
inefficient using commercial full-wave simulation tools. There have been some modeling 
methodologies to calculate AC impedance for PDN. The cavity model method can 
calculate the inductances between vias efficiently, but it only applies to rectangular shapes. 
The plane-pair PEEC (PPP) method can tackle irregular plane shapes, but it requires 
solving a 2D mesh circuit and is not computationally efficient.
Some boundary integration methods only need 1D discretization and integration 
along the boundary. But some of these methods have the low-frequency breakdown issue 
and hence are not suitable for calculating PDN impedance from DC to MHz range. A 
boundary element method (BEM) was proposed to calculate the quasi-static inductances 
between vias, which does not have the low-frequency breakdown issue. However, to obtain 
the impedance for multi-layer PDN structures, an equivalent circuit with inductances and 
capacitances needs to be solved. Previously, commercial tools such as SPICE are used to 
solve the equivalent circuit for PDN modeling. In this paper, a specialized circuit solver 
based on the well-known node voltage method will be introduced, so that other commercial 
tools are not needed.
To calculate the DC IR drop for PDN, some methods using 2D finite-difference 
discretization and equivalent circuit models were adopted, but these methods are not
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efficient enough since 2D meshes are required. Also, a contour integral method (CIM) 
similar to the BEM method can be used to fast calculate the DC resistance between nodes 
in arbitrary-shape metal planes. Thus, for arbitrary-shape and multi-layer PDN, a resistive 
network can be constructed by combining the resistances of the vertical cylindrical vias 
and the plane resistances from the CIM method, so that the DC IR drop can be simply 
calculated.
The boundary integration methods mentioned above are much faster than full-wave 
simulations, but they are still not efficient enough in some applications. For example, in 
the pre-layout stage, a substantial amount of computations are needed to optimize design 
parameters.
In recent years, the success of deep learning for complex and non-linear problems 
like computer vision, natural language processing, and strategy games have also impacted 
many other fields. There has been some research in applying machine learning in PDN 
modeling and optimization. However, most of these works do not have a well trained and 
generalized machine learning model for PDN impedance prediction at the PCB level.
Another contribution of this dissertation is that deep learning is utilized to predict 
the impedance curve for any board shape, stackup, IC location, and decap placement. A 
DNN can be trained by using a considerable number of boards with different configuration 
parameters. Compared to the full-wave simulations and the boundary element method, the 
trained DNN can be much faster while retaining a tolerable accuracy. Therefore, it can be 
a particularly powerful and efficient tool for PDN impedance evaluation at the design stage.
3
1.2. PDN PRE-LAYOUT OPTIMIZATION
In the power distribution network (PDN) design, placing decoupling capacitors 
(decaps) is critical to suppressing the power supply ripples and ensuring the functional 
stability of integrated circuits (IC). In the pre-layout design stage, many potential decap 
locations and decap types may be available, which results in an enormous search space. To 
save cost and layout space, the industry has always been pursuing the fewest number of 
decaps. Finding optimal solutions accurately and efficiently remains a long-lasting 
challenge.
Numerous methodologies have been proposed for decap optimization. Some 
methods iteratively optimize decap selection based on the physical features of the printed 
circuit boards (PCBs) and decaps. These methods are not efficient enough when the search 
space is huge. Some methods use the genetic algorithm (GA) that requires many iterations 
to minimize the number of decaps. But the issue for using GA is always the contradiction 
between the solution quality and the search time for a large search space. Therefore, a new 
approach that can find a high-quality solution within a short time is desired.
Deep reinforcement learning (DRL) is becoming a more and more powerful tool 
and can even outperform humans in many difficult games. DRL models observe input 
states and output actions to maximize reward. The decap optimization process is an 
appropriate scenario to apply the DRL algorithm. There have been some researches using 
DRL for decap placement. But the biggest problem with these works is that they did not 
train a generalized and reusable DRL model. In other words, for a different PCB, their 
algorithms need to be trained from scratch to find the best decap placement solution.
Therefore, their methods may not have any advantage over the genetic algorithm in terms 
of speed, and the meaning of using DRL is not fully exploited.
In this dissertation, training a generalized and reusable DRL model is targeted, 
meaning that the parameter variations of PCBs will be considered in the input. And large 
amounts of PCBs with different parameters will be generated to train the DRL model. The 
variations of input parameters include board shape, IC and VRM location, decap location 
distribution and board stackup. After training the DRL model, it can predict a near-optimal 
solution for a new PCB in fractions of a second. Thereafter, the near-optimal solution can 





I. EFFICIENT DC AND AC IMPEDANCE CALCULATION FOR ARBITRARY- 
SHAPE AND MULTI-LAYER PDN USING BOUNDARY INTEGRATION
Ling Zhang, Jack Juang, Zurab Kiguradze, Bo Pu, Shuai Jin, Songping Wu, Zhiping
Yang, Chulsoon Hwang
Department of Computer and Electrical Engineering, Missouri University of Science and
Technology, Rolla, MO 65409
ABSTRACT
Simulating DC and AC impedance of power distribution networks (PDN) for 
arbitrary-shape and multi-layer printed circuit boards (PCBs) is time-consuming using 
commercial full-wave simulation tools. This paper presents a novel method that uses a 
boundary integration approach for DC and AC impedance calculation with a much faster 
speed. A boundary element method (BEM) is adopted to calculate the quasi-static 
inductances between vias for arbitrary plane shapes. Afterward, a specialized circuit solver 
based on the node voltage method is developed to solve the equivalent circuit formed by 
the via inductances and plane capacitances and obtain the total impedance for multi-layer 
structures. By merging the parallel and serial inductances and simplifying the equivalent 
circuit, the computation speed of the circuit solver can be greatly improved. Moreover, a 
similar contour integral method (CIM) is employed to calculate the DC resistances for 
arbitrary-shape and multi-layer PDN. Therefore, both the AC and DC PDN impedance can
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be efficiently obtained through boundary integration in just a few seconds, which is 
thousands of times faster than running full-wave simulations.
Keywords: Power distribution network, DC impedance, AC impedance, Boundary 
integration, Boundary element method, Contour integral method.
1. INTRODUCTION
In power distribution networks (PDN), reducing both DC and AC impedances is 
significant to the functional stability of integrated circuits (IC). Simulating the PDN 
impedance for complex PDN designs with irregular board shapes and multiple layers is 
inefficient using commercial full-wave simulation tools. There have been some modeling 
methodologies to calculate AC impedance for PDN [1] - [8]. The cavity model method [1] 
- [3] can calculate the inductances between vias efficiently, but it only applies to 
rectangular shapes. The plane-pair PEEC (PPP) method [4] can tackle irregular plane 
shapes, but it requires solving a 2D mesh circuit and is not computationally efficient.
There are also some boundary integration methods [5] - [8] that only need 1D 
discretization and integration along the boundary. But some of these methods [5], [7], and 
[8] have the low-frequency breakdown issue and hence are not suitable for calculating PDN 
impedance from DC to MHz range. A boundary element method (BEM) was proposed [6] 
to calculate the quasi-static inductances between vias, which does not have the low- 
frequency breakdown issue. However, to obtain the impedance for multi-layer PDN 
structures, an equivalent circuit with inductances and capacitances needs to be solved. 
Previously, commercial tools such as SPICE are used to solve the equivalent circuit for
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PDN modeling [2], [3]. In this paper, a specialized circuit solver based on the well-known 
node voltage method will be introduced, so that other commercial tools are not needed.
To calculate the DC IR drop for PDN, some methods using 2D finite-difference 
discretization and equivalent circuit models [9], [10] were adopted, but these methods are 
not efficient enough since 2D meshes are required. Also, a contour integral method (CIM) 
[11] that is similar to the BEM method can be used to fast calculate DC resistance between 
nodes in arbitrary-shape metal planes. Thus, for arbitrary-shape and multi-layer PDN, a 
resistive network can be constructed by combining the resistances of the vertical cylindrical 
vias and the plane resistances calculated using the CIM method, so that the DC IR drop 
can be simply calculated.
The main novelty and contributions of this paper are summarized as follows:
1) DC and AC impedance calculations for PDN are combined using boundary 
integration, and the PDN impedance for a wide frequency range from DC to AC can be 
calculated efficiently.
2) A specialized circuit solver for PDN using the node voltage method is 
developed, and the LC equivalent circuit can be significantly simplified by a general matrix 
reduction approach.
The remaining sections will be organized as follows. In Section 2, the BEM and 
CIM methods are briefly introduced. In Section 3, the specialized circuit solver is 
elaborated to solve the equivalent circuit network and simplify the matrices. In Section 4, 
full-wave simulations are used to validate the methods. Finally, conclusions are given in
Section 5.
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2. BOUNDARY INTEGRATION METHODS
Boundary integration methods are more efficient than 2D and 3D mesh methods 
since only 1D discretization are needed. In this section, two boundary integration methods 
for calculating DC resistances [11] and AC inductances [6] will be briefly reviewed.
Figure 1. Illustration of the contour integral method (CIM) for calculating the resistance 
network between different nodes in arbitrary-shape metal planes.
2.1. DC RESISTANCE
To efficiently calculate the DC resistances between any nodes on an arbitrary-shape 
metal plane, a contour integral method (CIM) [11] was proposed based on Green’s identity 
of the second kind. In the CIM method, the boundary, including the outer boundary and 
inner boundary, is discretized into a certain number of segments. In this paper, equations 
(5) -  (10) in [11] are used to calculate a resistor network. Then equation (19) in [11] is used 
to change the reference potential location to one of the conductive vias. Finally, equation 
(16) in [11] is applied to obtain a mesh resistor network, as illustrated in Figure 1. In the 
mesh resistor network, there is a branch resistor between every two nodes. In multi-layer
PDN structures, this mesh resistor network and the via resistances can be incorporated to 
obtain the total DC IR drop, which will be discussed in Section 3.
2.2. AC IMPEDANCE
Similarly, based on Green’s identity of the second kind, a boundary element method 
(BEM) [6] was also derived to calculate the quasi-static inductances between vertical vias 
inside a cavity, as illustrated in Figure 2. The precondition of using this method is that the 
plate edge can be approximated as a perfect magnetic conductor (PMC), which is a good 
approximation when the plate separation h is relatively small. This is commonly true in 
PDN applications at the PCB level. Also, since the quasi-static inductance is calculated, 
the BEM method cannot work well at high frequencies when the entire board starts to 
resonate. However, for PDN applications below hundreds of MHz, using the quasi-static 
inductances is still a good approximation.
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Figure 2. Illustration of the boundary element method (BEM) for calculating the quasi­
static inductances between vertical vias in arbitrary-shape cavities.
In this paper, the equations (41) - (54) in [6] are used to calculate the terms needed 
for (34) in [6]. In this process, the small port approximation [6] is used to reduce the number
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of segments, namely treating each circular port as one single segment. Subsequently, 
equation (38) in [6] is applied to determine the inductance matrix. The number of 
calculations is proportional to the number of vias since each via just needs to be excited 
once. So, the calculation time for the inductance matrix does not increase dramatically for 
many vias. In Section 3, a specialized circuit solver to solve the equivalent circuit for 
multiple layers will be explained.
3. SPECIALIZED CIRCUIT SOLVER
3.1. DC RESISTANCE CIRCUIT
In Figure 3, a simple example is shown to demonstrate how the resistive network 
is constructed by including the plane resistances that can be calculated by the CIM method 
and the via resistances that can be simply calculated using the resistance formula of a 
cylindrical conductor. In this example, there are three vias and two layers. Via 2 and 3 are 
connected to the top and bottom layers. Via 1 is connected to the bottom layer but not 
connected to the top layer. Namely, there is an anti-pad between via 1 and the top layer. 
The resistance observation port is between the top end of via 1 and the nearest location of 
the top layer to via 1. In Figure 3 (c), RVia_i, R-viajz, and RVia 3 represent the via resistances, 
and R12, R13, and R23 denote the plane resistances between the contacting nodes with the 
metal planes for the three vias. Similarly, a more complicated resistive network can be 
constructed for a larger number of layers and vias, and the total DC resistance can be 
calculated correspondingly.
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3.2. AC L-C CIRCUIT
As mentioned earlier, an L-C circuit network can be constructed using the 
inductances calculated by the BEM method and the plane capacitances. To make the 
following elaboration process clearer, a simple PDN example with 3 layers and 4 vias is 
demonstrated as shown in Figure 4. Figure 4 (a) shows the stackup and the vias of the PCB, 
and Figure 4 (b) depicts the equivalent circuit network.
(a) (b)
Figure 3. An example of constructing the equivalent resistive network. (a) Top view of 
the example board. (b) Side view of the board. (c) The equivalent resistance circuit.
There are four ports defined between the power vias and the ground vias on the top 
and bottom sides. In this paper, the Z-parameter matrix of a PDN is calculated first. 
Afterward, the Z-parameter matrix is cascaded to the Z-parameter of the decaps to be
12
connected to the pre-defined ports. The reason is that in the decap optimization process, 
the same PCB will be used to iteratively connect with different decaps for optimization 
purposes. Using Z-parameters for calculation is much more efficient than solving the entire 
circuit repeatedly. Figure 4 (b) describes the node and branch number assignment on the 
equivalent circuit. The usage of the node and branch number will be introduced in the next 
section.
(a) (b)
Figure 4. A simple example to demonstrate the equivalent L-C circuit for multi-layer 
PCBs. (a) The stackup and the vias of the PCB. (b) The equivalent L-C circuit. The 
numbers with circles represent the node numbers, and the numbers without circles
represent the branch numbers.
3.3. NODE VOLTAGE METHOD
The node voltage method is a well-known approach to solving circuits using matrix 
formulations [12]. The process of the node voltage method can be summarized using (1).
(A ■ Yb ■ AT)■¥„ = I,, (1)
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where A is the reduced incidence matrix with dimension n x b ,  in which n  is the number 
of nodes and b is the number of branches; Yb is the branch admittance matrix of size b x  b; 
Vn and In are the node voltage matrix and node current matrix of size n x l .
In matrix A, each row corresponds to a node, and each column corresponds to a 
branch. The elements of A are constructed as in (2).
ajk
1, branch k  leaves node j  
< -1, branch k  enters node j  
0, branch k  not connected to j
(2)
It is worthwhile noting that the matrix (d  • Yb • AT) is a singular matrix that cannot 
be inverted. To make the matrix (A • Yb • AT) invertible, a reference node needs to be
picked, and the corresponding row and column of this node need to be deleted from the
matrix (A • Yb • AT).
'  1 0 0 0 0 0 0 0 0 0 '
0 1 0 1 0 0 0 0 1 0
0 0 1 0 0 0 0 0 0 0
-1 0 -1 0 1 0 1 0 -1 1
A = 0 -1 0 0 0 1 0 0 0 0 . (3)
0 0 0 -1 0 0 0 1 0 0
0 0 0 0 -1 0 0 0 0 0
0 0 0 0 0 -1 0 -1 0 -1
0 0 0 0 0 0 -1 0 0 0
In the example of Figure 4 (b), the node and branch numbers are marked using 
numbers with and without circles respectively. There are 9 nodes (namely n = 9) and 10 
branches (namely b = 10) in total. The assigned branch number can be incrementally
increased on different via sections in different cavities. The node number can also be
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assigned incrementally, except that the same node number
nodes connecting to the same layer. The matrix A in Figure 4
The impedance matrix for all the branches Zb is as in
j(S  [ Lcavity _1 0 0
0 j ® Lcavity 2 0










where w is the angular frequency; C9 and C10 are the capacitances for the two cavities 
represented by branch 9 and 10 respectively; Lcavity1  and Lcavity2  are the inductance 
matrices for the vias in the two cavities respectively, which are expressed by (5) and (6) 
respectively.
[  * cavity _1
L'cavity _ 2
L „ L 12 L 13 L 14
L 21 L 22 L 23 L 24
L 31 L 32 L 33 L 34
L 41 L 42 L 43 L 44
l 55 L 56 L 57 L 58
l 65 * 6 6 L 67 L 68
L 75 L 76 L 77
COO
<1




where Ltj denotes the mutual inductance between branch i and j , and La is the self­
inductance of branch i.
The branch admittance matrix Yb is the inverse matrix of the branch impedance 
matrix Zb as expressed by (7).
Y = 7  -Yb 7 b
1 (7)
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As mentioned earlier, a reference node needs to be selected, and the 
corresponding row and column need to be removed from the matrix (A -Y b - AT). Then the 
relationship between Vn and In can be acquired as in (8).
V, = (  A ■ Y„ ■ Ar )~' • I„ . (8)
Namely, the Z matrix Zn for all the defined nodes (except for the reference node)
is (9).
z , = (  A ■ r„ ■ AT ) -1 . (9)
Figure 5. The new node and branch number assignment after choosing node 2 in Figure 4
(b) as the reference node.
Suppose that the chosen reference node is node 2, the new node number assignment 
is shown in Figure 5. The node Z-matrix Zn is then an 8 x 8  matrix. The outcome of this 
calculation is a 4 x 4  Z-parameter matrix for port 1~4. Therefore, Zn needs to be partially 
extracted by selecting the node indices of the corresponding ports. The reference node is 
already the negative node for ports 1 and 2, so ports 1 and 2 correspond to nodes 1 and 2,
16
respectively. However, the negative node for the bottom ports 3 and 4 is node 7, which 
is different from the reference node. Thus node 7 also needs to be considered to obtain the 
Z-parameters for ports 3 and 4.





























v6 = ^ 6 1  • ■■ z 66 7̂6 7 7Z 6 8




















Since port 6 and 8 share the same negative node, which is node 7, /6, I7, and /8 
should satisfy (11).
I 7 = - (I6 + I t ) . (11)
By substituting (11) into (10), it is simple to prove (12). Specifically, to obtain the 
Z-parameters of the bottom ports, we need to subtract the rows and columns corresponding 
to the negative nodes of the bottom ports from that corresponding to the positive nodes.
(V  >\
K -V  J
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K -V  J
Z
( Z (Z 61
- ZK Z 71J
( Z \Z 81
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(12)
Finally, the Z-parameter matrix for port 1~4 can be extracted from (12) as shown
in (13).
The node voltage method introduced above can be extended and applied to more
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3.4. MATRIX REDUCTION
When the number of nodes and branches becomes large, the computation speed 
using the node voltage method will correspondingly decrease. To reduce the calculation 
time for the node voltage method, parallel and serial inductances can be merged to reduce 
the number of nodes and branches [2], [3]. Figure 6 illustrates an example of parallel and 
serial branches. Branch i and j  are parallel branches, namely Vt = V j . Branch m  and n are 
serial branches, namely Im = In.
Figure 6. An illustration of parallel and serial branches that can be merged.
Assume that N is the total number of inductance branches, matrix [L] is the big 
inductance matrix including all the inductance branches, and matrix [B] is the inverse of 
[L]. Namely, we have (14) and (15).
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Assume Vm_n and lm n  are the branch voltage and current after merging branch m  
and n, and Vtj  and Itj  are the branch voltage and current after merging branch i and j. 
They should satisfy the relationships (16).
1m _  n 1m 1n
V = V + Vm _  n m n
I  _  j = I  + h
V j = V = VJ
(16)
By substituting (16) into (14) and (15), it is simple to demonstrate the correctness 













(17) and (18) are showing that to merge serial inductances, the corresponding rows 
and columns in the big inductance matrix [L] should be merged. And to merge parallel 
inductances, the corresponding rows and columns in the matrix [L] should be merged. The 
same rule also applies to the cases where multiple serial or parallel inductances need to be 
merged. The merged inductance matrix can be substituted into the branch impedance 
matrix Zb, and the branches and nodes need to be reorganized so that the node voltage 
method can be applied to the reorganized circuit.
(a) (b)
Figure 7. A simulation case to verify the DC resistance calculation. (a) Top view. (b) Side 
view. Metal plane thickness is 0.02mm. The distance between two adjacent metal layers
is 0.05mm.
Our experiment shows that for a PCB with 20 decap ports, 9 IC power vias, 12 IC 
ground vias, 8 ground layers, and 1 power layer, using the node voltage method without
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merging the inductances consumes about 2 minutes. But after merging the inductances, 
it only takes 1 second for all the computations. The calculation speed is significantly 
improved through merging the parallel and serial inductances.
4. SIMULATION VALIDATION
4.1. DC VERIFICATION
To verify if the resistive network as shown in Figure 3 (c) including the plane and 
via resistances can accurately calculate the DC IR drop for multi-layer PDN structures, an 
example shown in Figure 7 is calculated and compared with CST [13] simulations. The 
stationary current solver in CST is utilized. In this simulation case, there are five vias and 
four layers. Via 1 is not connected to the top layer but connected to the other three layers. 
Vias 2~4 are connected to all four layers, and they have an equal distance to via 1. The 
equivalent resistive network is more complicated than Figure 3 (c) and hence is omitted 
here. Also, by using the node voltage method, this resistive circuit network can be simply 
solved.
Table 1. DC Result Comparison
CIM CST
DC Result 1.59 mO 1.55 mO
Time < 0.1 s > 10 min
The result is shown in Table 1. The CIM method gives 1.59 mO, and the CST 
stationary current solver outputs 1.55 mO. They have a very close match with a 0.04 mO
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deviation. However, the CIM method only takes 0.1 seconds, which is much faster than 
CST.
4.2. AC VERIFICATION
To verify the AC impedance calculation, the HFSS simulation tool [14] is utilized 
for comparison. Figure 8 shows the board shape, port locations, and stackup. The board 
has an irregular shape that cannot be handled by the traditional cavity model method [1]. 
There are 6 ports distributed on the board, and the power and ground vias for each port are 
2 mm apart. Port 1 is the impedance observation port. Port 2~6 are connected to decaps. In 










Figure 8. A simulation verification case to verify the AC impedance. (a) The board shape
and port locations. (b) The board stackup.
Four different decap values are used to connect with the board S-parameter: 2.2uF, 
10uF, 47uF, and 330uF. Using the BEM method and the node voltage method, the Z-
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parameter of the board can be calculated and cascaded with the Z-parameters of the 
decaps. The entire process only takes less than 1 second, while running the HFSS 
simulation consumes more than 10 minutes. Figure 9 shows the impedance comparison 
between the BEM method and HFSS simulation. Figure 9 (a) shows the results for 
connecting five top decaps to port 2~6, and Figure 9 (b) shows the results of connecting 
two top decaps and three bottom decaps. The comparison shows that they have a perfect 
match.
io4 io ’  io# io7 10* io"
Frequency (Hz)
(a) (b)
Figure 9. Result comparison between BEM and HFSS simulation for Figure 8. Port 1 is 
the impedance observation port. (a) Port 2~6 are connected to decaps of 330uF, 47uF, 
10uF, 2.2uF, and 10uF respectively on the top. (b) Port 2, 5, and 6 are connected to 
decaps of 330uF, 2.2uF, and 10uF on the bottom respectively. Port 3 and 4 are connected
to decaps of 47uF and 10uF on the top.
Table 2. Time Comparison of BEM and HFSS.
BEM HFSS Simulation
Time < 1 s > 10 min
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5. CONCLUSION
This paper presents a powerful method to efficiently calculate both DC and AC 
impedance for arbitrary-shape and multi-layer power distribution network (PDN) using 
boundary integration. By adopting a boundary element method (BEM), the quasi-static 
inductances between vertical vias can be calculated efficiently, and an equivalent L-C 
circuit can be constructed for multi-layer structures. By applying the well-known node 
voltage method and a matrix reduction approach, the equivalent circuit can be solved 
within a few seconds. Using a similar contour integral method (CIM), the DC plane 
resistances in arbitrary-shape metal planes can be fast calculated, and an equivalent 
resistive network can also be built to calculate the DC IR drop for multi-layer PDN 
structures. Therefore, by using the boundary integration methods, PDN impedance from 
DC to AC frequencies for arbitrary PCB shapes and stackups can be computed in just a 
few seconds, which has a perfect agreement with full-wave simulation results but can be 
thousands of faster than running full-wave simulations.
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ABSTRACT
Modeling and simulating a power distribution network (PDN) for printed circuit 
boards (PCBs) with irregular shapes and multi-layer stackups is computationally inefficient 
using full-wave simulations. This paper presents a new concept of using deep learning for 
PDN impedance prediction. A boundary element method (BEM) is applied to efficiently 
calculate the impedance for arbitrary board shape and stackup. Then, over one million 
boards with different shapes, stackup, IC location, and decap placement are randomly 
generated to train a deep neural network (DNN). The trained DNN can predict the 
impedance accurately for new board configurations that have not been used for training. 
The consumed time using the trained DNN is only 0.1 seconds, which is over 100 times 
faster than the BEM method and 5000 times faster than full-wave simulations.




Accurate and fast modeling for multi-layer printed circuit boards (PCBs) is of 
critical importance to the design and performance evaluation of the power distribution 
network (PDN). Different methodologies have been proposed to model PDN structure and 
compute impedance [1] - [5]. The cavity model method [1], [2] is an efficient approach to 
calculate PDN impedance, but it is limited to rectangular board shapes. The plane-pair 
PEEC (PPP) method [3] can address irregular board shapes but requires solving a 2D mesh 
circuit and is therefore computationally intensive. There are also some boundary integral 
methods [4] - [5] that only require 1D integration but are still not efficient enough in some 
applications. For example, in the pre-layout stage, a substantial amount of computations 
are needed to optimize design parameters.
In recent years, the success of deep learning for complex and non-linear problems 
like computer vision [6], natural language processing [7], and strategy games [8] has also 
impacted many other fields. There has been some research [9] - [12] in applying machine 
learning in PDN modeling and optimization. However, most of these works do not have a 
well trained and generalized machine learning model for PDN impedance prediction at the 
PCB level.
In the work of  [9], an artificial neural network (ANN) was adopted to predict target 
impedance violations for PDN by considering the variations of IC location, decap 
placement, and target impedance. However, their task is just a simple classification 
problem to judge if the target impedance will be violated or not. It cannot provide 
quantitative and insightful details about the actual impedance curve. Moreover, the
variation of board shape and stackup is not considered, which makes the trained deep 
neural network (DNN) hard to generalize.
In this paper, deep learning will be utilized to predict the impedance curve for any 
board shape, stackup, IC location, and decap placement, as shown in Figure 1. A DNN can 
be trained by using a considerable number of boards with different configuration 
parameters. Compared to the traditional ways of calculating PDN impedance [1] - [5], the 
trained DNN can be much faster while retaining a tolerable accuracy. Therefore, it can be 
a particularly powerful and efficient tool for PDN impedance evaluation at the design stage.
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Figure 1. A deep neural network (DNN) can be trained to predict the PDN impedance for 
different design parameters including board shape, stackup, IC location, and decap
placement.
The remaining sections are organized as follows. In Section 2, the impedance 
calculation method for arbitrary board shape and stackup is briefly introduced, and the data 
generation process is elaborated. Section 3 shows the detailed DNN structure and the 
training process. Section 4 demonstrates the testing result for the trained DNN. Finally,
conclusions are drawn in Section 5.
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2. TRAINING DATA GENERATION
2.1. IMPEDANCE CALCULATION
To ensure the good performance of a DNN, abundant board data with different 
configurations need to be generated for training. Hence, developing an efficient method to 
calculate the impedance for arbitrary board shape and stackup is crucial to the feasibility 
of the deep learning algorithm. Consequently, a boundary element method (BEM) [5], [13] 
that can handle arbitrarily-shaped parallel planes is applied to calculate the quasi-static 
inductances between vertical vias. In this BEM method, only the boundary needs to be 
discretized into a proper number of segments for 1D integration. Afterward, an equivalent 
circuit can be formed by the inductances and parallel-plate capacitances for multi-layer 
PDN structures. Instead of using commercial tools, the well-known node voltage method 
is applied to obtain the Z-parameters of the network looking into the IC and decap ports 
[13]. The Z-parameters of decaps can be further connected to the decap ports to obtain the 
total impedance looking into the IC.
Figure 2 demonstrates a test example [13] to verify the BEM method by comparing 
it with an HFSS full-wave simulation [14]. Figure 2 (a) describes the PCB shape. There 
are 6 ports formed by 6 pairs of power and ground vias. Port 6 is the observation port, and 
ports 1~5 are connected to decaps of 330 uF, 47uF, 10uF, 10uF, and 2.2uF respectively in 
Table 1. Table 1 lists 10 different decap types represented by number 1~10 that will be 
used throughout this paper. Figure 2 (b) shows the stackup of this test board. Figure 2 (c) 
plots the results of the BEM method and the HFSS simulation. The observation frequency 
is from 0.01 MHz to 20 MHz. The perfect agreement in Figure 2 (c) strongly corroborates
29
the accuracy and reliability of the BEM method. The BEM method, however, only 
consumes about 5 seconds, while the HFSS simulation spends over 5 minutes.
(b)
(c)
Figure 2. An irregular-shape power plane is used to verify the BEM algorithm [13]. (a) 
Board shape and port distribution. The separation distance between each pair of power 
and ground vias is 2 mm. (b) Stackup. (c) Impedance comparison between BEM and
HFSS simulation.
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Table 1. Decap Parameters
Decap # Capacitance (uF) ESL (nH) ESR (mO)
1 0.1 0.19 34.7
2 0.47 0.18 18.3
3 1 0.22 15.2
4 2.2 0.20 7.2
5 4.7 0.28 7.1
6 10 0.26 5.2
7 22 0.27 4.0
8 47 0.15 2.9
9 220 0.41 1.9
10 330 0.46 1.2
2.2. DATA GENERATION
To mimic different possible board shapes in real PCB designs, an algorithm [15] 
was adopted to generate random 2D shapes. First, the maximum board size is specified as 
200mm x 200mm. Then, the algorithm generates several random points (8 points are used 
in this paper) within the constrained board area. The generated points are sorted along one 
rotational direction and connected smoothly to form a closed contour. Figure 3 shows 2 
randomly generated 2D shapes using the method.
For machine learning applications, input parameters need to be encoded into 
matrices. In this paper, a 2D matrix is used to represent the board shape. Figure 4 illustrates
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an example of encoding and approximating a randomly generated board shape into a 
matrix of 16 x 16. The same dimension will be used for the remainder of this paper. We 
assume that each unit cell in the 16 x l 6  board matrix can only contain either one IC port 
or one decap port. Moreover, each decap port is assumed to be horizontally oriented (along 
x-direction), and the distance between the power and ground vias is 2 mm. For 
simplification purposes, the IC port is also represented by a pair of power and ground vias 
that are 2 mm apart and horizontally oriented (along x-direction).
To consider the variations of IC location and decap placement, different possible 
combinations are generated randomly inside the PCB area. The number of decaps is a 
random value from 1 to 19, and they are randomly distributed on the top and bottom layers. 
The IC port is also randomly located on the top layer. Each decap port is connected to a 
decap randomly chosen from Table 1 and denoted by a number from 1 to 10. Figure 5 (a) 
shows an example with random IC and decap distributions. Three 16x16 matrices are used 
to describe the board shape, IC location, top decap placement, and bottom decap placement. 
The first matrix, as shown in Figure 5 (b), defines the board shape and IC location using 1 
and 2 respectively. The second and the third matrix represent the top and the bottom decap 
placement respectively, as shown in Figure 5 (b) and (c). These three matrices are cascaded 
into a 3x16x16 matrix that will be used as the first input matrix of the DNN.
Another parameter to be included is the PCB stackup. A random stackup can be 
simply generated with a random thickness from 1 to 10 mm and a random number of layers 
from 4 to 9. The power layer is randomly located among the generated layers but cannot 
be located on the top layer or the bottom layer. The minimum distance between two 
adjacent layers is specified as 0.1 mm. Figure 6 shows two examples of randomly generated
stackup, including the layer type and the dielectric thickness. In this paper, the relative 
permittivity of the PCB dielectric material is defined as 4.4.
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(a) (b)
Figure 3. Two examples of randomly generated shapes. The maximum board size is
200mm x 200mm.
(b)
Figure 4. An example of a randomly generated board shape. (a) The contour of the board 




Figure 5. An example o f encoding the board shape, IC location, and decap locations into 
2D matrices. (a) An example o f randomly generated board shape, IC location, and decap 
locations on the top and bottom side. The numbers represent the placed decaps 
corresponding to Table 1. (b) The matrix representation o f the board shape and the IC 
location using a matrix o f 16x16; number 1 represents the board shape, and number 2 
represents the IC location. (c) The matrix representation o f the top decaps using a matrix 
of 16x16. (d) The matrix representation o f the bottom decaps using a matrix of 16x16.
Similarly, the stackup information needs to be encoded into a matrix. Since using a 
2D matrix is unnecessary, a 1D matrix o f 1x17 is used instead. Since the maximum number 
of layers is 9, the first 9 elements of the 1x17 matrix define the layer type, in which 1 
means ground layer, 2 means power layer, and 0 means empty (number 0 only appears 
when the number o f layers is less than 9). The last 8 elements o f the 1x17 matrix represent
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the dielectric thickness in millimeters, in which 0 also means empty. This stackup matrix 
will be the second input matrix of the DNN. Figure 7 shows the matrix form for the two 
stackup examples in Figure 6.
Stackup Stackup
(a) (b)
Figure 6. Two examples of randomly generated stackup. (a) 4 layers. (b) 6 layers.
Layer type (1 for GND, 2  for PWR) Dielectric thickness (unit: mm)
—  . —  ■ —— ■ —  ■ 1 ....  ■ ■ ■ ■ ■ ■
J_________________________________________________________
1 2 1 1 0 0 0 0 0 i2 .3 0.5 2 .8 0 0 0 0 0
(a)
Layer type (1 for GND, 2  for PWR) Dielectric thickness (unit: mm)
' 1--------------------------------------------------
1 1 2 1 1 1 0 0 0 i 5-4 0.6 0.6 0.6 2.3 0 0 0
(b)
Figure 7. Examples of randomly generated stackup and the corresponding matrix form.
(a) The matrix representation of the stackup as shown in Figure 6 (a) using a 1D matrix 




As introduced earlier, there are two input matrices for the DNN -  the first 3*16x16 
matrix defines the board shape, IC location, and decap placement, and the second 1*17 
matrix defines the stackup information. These two matrices have different dimensions and 
should be combined into one image-like matrix so that a convolutional neural network 
(CNN) [6] can be applied. To achieve this purpose, a fully connected (FC) layer is used to 
convert the 1*17 matrix to a 1*256 matrix, which is further reshaped to a 16*16 matrix 
and cascaded with the 3*16*16 matrix. Thus a 4*16*16 matrix is formed that can be 
followed by a series of convolutional layers. The detailed structure of the CNN is depicted 
in Figure 8.
Starting from the 4*16*16 matrix, 14 convolutional layers are connected in series. 
In each convolutional layer, the kernel size is 3, the padding size is 1, and the stride is 1. 
Also, each convolutional layer is followed by a batch normalization (BN) layer [16] and a 
Leaky ReLU activation layer [17]. After the convolutional layers, several FC layers are 
utilized to reduce the matrix size to 132, which is the size of the output impedance matrix. 
A dropout layer [18] is applied between the last two FC layers to prevent overfitting.
By adopting the method of generating random board configurations, 13,000 PCBs 
with different IC locations, decap locations, and stackups were randomly generated. For 
each of these PCBs, the maximum number of decap locations was 19, and the BEM and 
the node voltage method were applied to calculate the Z-parameters. These Z-parameters 
were used repeatedly to connect with different decap combinations. For each PCB, 100 
different decap placement scenarios, with different decap number (0 to 19) and different
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decap values (1 to 10), were randomly created, for a total number of 1.3 million groups 
of data. The entire data generation process took about one week. For each case, the decibel 
(dB) values of the impedance were used as the DNN output. The frequency range is from 
10 kHz to 20 MHz.
Figure 8. The detailed structure of the convolutional neural network (CNN).
Figure 9. The convergence of the training loss and testing loss during the training
process.
37
Among all the generated data, 10,000 groups of data were used as a testing set, 
with the remaining used for training. The batch size was 128. The learning rate was 0.0001, 
and the Adam optimizer was utilized. The loss function was defined as the root mean square 
error (RMSE). One NVIDIA Tesla K80 GPU was used to accelerate the training. The 
training and the testing loss are plotted in Figure 9. After 20 epochs, which took about 80 
hours, both the training and testing loss converged stably to a low value close to 1, which 
indicates that the RMSE for the testing cases is only approximately 1 dB.
4. DNN TESTING
The trained DNN has a low testing loss as seen from Figure 9. To further validate 
how the trained DNN behaves in predicting the impedance curve, two test cases are 
randomly selected from the testing dataset. The validation results of these two cases are 
shown in Figure 10 and Figure 11. The impedance curves predicted by the trained DNN 
have a good agreement with the calculated curves by the BEM method. Using full-wave 
commercial products to simulate the impedance for similar structures requires more than 
10 minutes. The BEM method reduces the computation time for these two cases to 10 
seconds and 30 seconds respectively. The trained DNN, however, only needs 0.1 seconds 
for both cases on a normal CPU, which is hundreds of times faster than the BEM method 
and thousands of times faster than full-wave simulations. The detailed time comparison is




Figure 10. The first randomly selected test case. (a) PCB shape, IC location, and decap 
placement. (b) Stackup. (c) Comparison between the predicted impedance by the trained 





Figure 11. The second randomly selected test case. (a) PCB shape, IC location, and decap 
placement. (b) Stackup. (c) Comparison between the predicted impedance curve by DNN 
and the calculated impedance by the BEM method.
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Table 2. Time Comparison.
Methods Case #1 Case #2
Full-wave simulation > 10 min > 10 min
BEM 10 s 30 s
DNN 0.1 s 0.1 s
5. CONCLUSION
In this paper, a novel concept of using deep learning to predict PDN impedance 
while considering the variations of board shape, stackup, IC location, and decap placement 
is proposed. A boundary element method (BEM) and the well-known node voltage method 
are adopted to quickly calculate the PDN impedance for arbitrary board shapes and 
stackup, which allows the algorithm to generate 1.3 million groups of training data with 
different board shapes, stackup, IC location, and decap placement. A convolution neural 
network (CNN) is constructed and trained with the produced data. The trained CNN can 
predict the impedance accurately for the testing cases, with a root mean square error 
(RMSE) of around 1 dB only. But the trained CNN has a much faster prediction speed than 
both full-wave simulations and the BEM method, using only 0.1 seconds. This deep 
learning algorithm can be a powerful tool for the application scenarios where a super-fast 
PDN impedance estimation is demanded.
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ABSTRACT
The placement of decoupling capacitors (decaps) is crucial to the power distribution 
network (PDN) design but usually challenging due to the enormous search space caused 
by different locations and decap types. In this paper, deep reinforcement learning (DRL) is 
used to accelerate the decap optimization process. The DRL model takes board state and 
partial decap placement as input and outputs action probabilities for different decap 
selection and placement. Over 10,000 printed circuit boards (PCBs) with different board 
shapes, stackups, IC location, and decap locations are randomly generated to train a DNN 
to satisfy a target impedance using as few decaps as possible. The generalized DNN is 
reusable and can predict a near-optimal solution for a new PCB within 0.1s. Further, the 
solution is used as the seed solution of a modified genetic algorithm (GA) that finetunes 
the solution with a fewer number of decaps. Using the predicted solution by the pre-trained 
DNN, the search time for the GA to find the optimum solution can be reduced to several 
minutes. The method proposed in this paper is novel and valuable to the efficiency 
improvement of pre-layout decap optimization for PDN systems.
Keywords: Deep reinforcement learning, Machine learning, Power distribution 
network, Decoupling capacitor, Genetic algorithm.
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1. INTRODUCTION
In the power distribution network (PDN) design, placing decoupling capacitors 
(decaps) is critical to suppressing the power supply ripples and ensuring the functional 
stability of integrated circuits (IC). In the pre-layout design stage, many potential decap 
locations and decap types may be available, which will result in an enormous search space. 
To save cost and layout space, the industry has always been pursuing the fewest number 
of decaps. How to find optimal solutions accurately and efficiently remains a long-lasting 
challenge.
Numerous methodologies have been proposed for decap optimization [1]-[7]. Some 
methods iteratively optimize decap selection based on the physical features of the printed 
circuit boards (PCBs) and decaps [1][2]. These methods are not efficient enough when the 
search space is huge. Some methods use the genetic algorithm (GA) [3]-[5] that requires 
many iterations to minimize the number of decaps. But the issue for using GA is always 
the contradiction between the solution quality and the search time for a large search space. 
Therefore, a new approach that can find a high-quality solution within a short time is 
desired.
Deep reinforcement learning (DRL) is becoming a more and more powerful tool 
and can even outperform humans in many difficult games [8][9]. DRL models observe 
input states and output actions to maximize reward. The decap optimization process seems
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an appropriate scenario to apply the DRL algorithm. There have been some researches 
using DRL for decap placement [6][7]. But the biggest problem with these works is that 
they did not train a generalized and reusable DRL model. In other words, for a different 
PCB, their algorithms need to be trained again to find the best decap placement solution. 
Therefore, their methods may not have any advantage over the genetic algorithm in terms 
of speed, and the meaning of using DRL is not fully exploited.
In this paper, training a generalized and reusable DRL model is targeted, meaning 
that the PCB parameter variations will be considered in the input and large amounts of 
PCBs with different parameters will be generated to train the DRL model. The variations 
of input parameters include board shape, IC and VRM location, decap location distribution, 
and board stackup, as illustrated in Figure 1. After training the DRL model with different 
PCBs, it can predict a near-optimal solution for a new PCB in fractions of a second. 
Thereafter, the near-optimal solution can be directly adopted or finetuned by GA, so that 
the total search time can be significantly reduced.
Figure 1. Illustration of the objective of using DRL for decap optimization by considering
different board parameters.
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The remaining sections are organized as follows. In Section 2, the problem 
definition is introduced, including the input state, output action, and reward. In Section 3, 
the data generation process is explained. In Section 4, the training process and the model 
validation are elaborated. In Section 5, the finetuning process using GA is introduced. 
Finally, conclusions are drawn in Section 6.
Figure 2. The concept of deep reinforcement learning (DRL).
2. PROBLEM DEFINITION
2.1. INTRODUCTION TO DRL
DRL is a machine learning algorithm that has achieved great success in a lot of 
complicated games [8][9]. The basic concept of DRL is depicted in Figure 2. An agent is 
interacting with an environment to output actions by inputting the observed state from the 
environment to the embedded deep neural network (DNN). The DNN is trained using the 
exploration experience to increase the probabilities for the actions with higher rewards.
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The decap optimization process is a good application scenario for DRL: the action is the 
selection and placement of decaps, the state is the board parameters and partial decap 
placement, and the reward is related to the number of decaps to satisfy a target impedance.
Table 1. Decap Parameters
Decap # Capacitance (uF) ESL (nH) ESR (mO)
1 0.1 0.19 34.7
2 0.47 0.18 18.3
3 1 0.22 15.2
4 2.2 0.20 7.2
5 4.7 0.28 7.1
6 10 0.26 5.2
7 22 0.27 4.0
8 47 0.15 2.9
9 220 0.41 1.9
10 330 0.46 1.2
More specifically, the proximal policy optimization (PPO) algorithm [10] is used 
in this paper. This PPO algorithm has a value network and a policy network. The value 
network outputs an estimation of the reward, and the policy network outputs the probability 
distribution over different possible actions.
Figure 3 illustrates the process of adding decaps step by step using the DNN. The 
DNN takes the board state as input and outputs probability distributions over different
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possible decap locations. Then the decap location with the highest probability will be 
selected, and one decap will be added to the corresponding location. Thus, the board state 
will be updated and input to the DNN once again. The probabilities for the remaining 
locations will be generated from the DNN, and the next decap will be added, and so on. 
This process will continue until all the decap locations are full or the target impedance is 
satisfied.
Figure 3 only shows the probability distribution over different possible locations 
for a better demonstration of the concept. But there is also another dimension in the output 
probability matrix representing the decap type selection, which is explained in Figure 4. 
Moreover, in the training and exploration state, every possible action has a probability to 
be selected. Only when using the trained DNN for testing will the action with the highest 
probability be selected.
Figure 3. The process of adding decap using a DNN in DRL.
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2.2. MATRIX DEFINITION
The detailed matrix definition for the input and output of the DNN is shown in 
Figure 4. Similar to the matrix definition in [11], a 2D matrix of 16*16 is used to represent 
the board shape. Also, the IC and VRM locations, partial decap placement, and candidate 
decap locations can all be represented using 16*16 matrices. The partial decap placement 
and the candidate decap locations are represented using two 2*16*16 matrices, in which 
the number 2 in the first dimension is used to differentiate the top and bottom decaps. The 
partial decap placement matrix is updated when a new decap is added, and a corresponding 
decap value will be inserted to the corresponding location in the matrix.
Also, in the input matrices, the stackup is represented using a 1*17 matrix. The 
impedance and target impedance are represented using two 1*132 matrices respectively. 
The output matrix has a dimension of 20*16*16. The dimension 16*16 represents the 
decap locations. The number 20 results from 10 different decap types (shown in Table 1) 
and the top and bottom sides. When a new decap is added, the partial decap placement 
matrix and the impedance matrix will be updated. To calculate the impedance, the method 
proposed in [12] is utilized.
2.3. DNN STRUCTURE
As shown in Figure 4, the DNN input has matrices of different dimensions. To 
merge the matrices into one single matrix that can be fed into a convolutional neural 
network (CNN), the stackup matrix, impedance matrix, and target impedance matrix are 
converted to 1D matrices of 1*256. Then the 1*256 matrices are reshaped into 2D matrices 
of 16*16. Thus, all the input matrices can be combined into one matrix of 9*16*16. This
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matrix can be followed by a series of convolutional layers. Finally, the output is a matrix 
of size 20^16x16, which represents the output of the policy network -  the probability 
distribution. Also, the 9x16x16 matrix is down-converted to a scalar value of size 1 through 
two fully connected (FC) layers, which is the value network output of the PPO algorithm.
Figure 4. Parameter definition for the DRL algorithm in this decap optimization problem.
Figure 5. The DNN structure using the PPO algorithm.
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2.4. REWARD DEFINITION
Reward definition is critical to the training and convergence of DRL algorithms. 
The reward definition in this paper is similar to the definition in [7] but slightly modified. 
For every step being taken, the reward is expressed using (19):
N  -  NR  = Nt+1--- ^  + T (19)
v N
where Nt is the number of frequency points that satisfy the target impedance in the current 
state, N t+1 is the number of frequency points that satisfy the target impedance in the next 
state, N is the total number of frequency points, and T is assigned only at the last step. If 
the target impedance can be satisfied, then T can be expressed using (20):
T = 1 + N empty _ ports (20)
where Nemptyports is equal to the number of empty ports without any decaps, which is used 
to encourage the algorithm to converge to the minimum number of decaps faster. If all the 
decap locations are full and still the target impedance cannot be satisfied, T will be equal 
to the negative value of the maximum percentage that the target impedance is violated over 
frequencies. This term is used to make sure that the algorithm can still learn from the 
reward even if no solution can be found, to suppress the impedance to be as close to the 
target impedance as possible.
3. DATA GENERATION
To train a generalized DRL model, large amounts of board data need to be 
generated including different board shapes, stackups, IC location, VRM location, and
decap locations. In this section, the method to generate these parameter variations will 
be explained.
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Figure 7. Two examples of randomly generated board shape.
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3.1. SHAPE GENERATION
In [11], a method is introduced to generate random 2D contour shapes by adopting 
the approach proposed in [13]. To simplify the difficulty of convergence for the DRL 
algorithm, the shape variation is simplified in this paper. Instead of using a 16 X 16 mesh 
for random shape generation, a smaller dimension of 4 x 4 is utilized. Figure 7 shows two 
examples of randomly generated board shapes using the 4 X 4 mesh.
3.2. STACKUP GENERATION
Also, instead of using the method of generating random stackups with continuous 
thickness variations, uniform stackups are generated in this paper. Figure 8 shows two 
examples of the generated stackups. The total dielectric thickness is 1mm. The number of 




Figure 8. Two different examples of generated board stackup.
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3.3. LOCATION DISTRIBUTION GENERATION
Lastly, the IC location, VRM location, and decap locations need to be randomly 
generated. Figure 9 shows two randomly generated examples. The IC and VRM are always 
far away from each other. The distribution of the top and bottom decap locations are 
randomly produced.
(a) (b)
Figure 9. Two examples of randomly generated IC location, VRM location, and decap 
location distribution on the top and bottom.
By using the methodology proposed in [12], the Z-parameters for each of the 
generated board data can be calculated in just a few seconds and then saved to files. During 
the training process of the DRL algorithm, these Z-parameters are read from the save files 
and connected with decaps for impedance calculation. In this manner, the impedance 
calculation speed for connecting every decap can be finished in milliseconds.
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4. MODEL TRAINING AND VALIDATION
4.1. 20-LOCATION TEST CASE
The first experiment with the model training is to fix the stackup as shown in Figure 
10 (c) and change the board shape, IC location, VRM location, and decap locations. Figure 
10 (a) and (b) show two randomly generated examples. 5000 different boards are generated, 
among which 4500 are used for training and 500 are used for testing. The learning rate is 
0.00001. The convergence of the testing reward, training reward, and training loss is plotted 
in Figure 11. The entire training consumed about 3 days using one NVIDIA Tesla K80 
GPU.
Figure 12 and Figure 13 shows two randomly picked examples from the testing 
boards. In Figure 12, the trained DRL predicts a solution of 10 decaps, while using an open- 
source GA [14] gives a solution of 8 decaps. In Figure 13, the trained DRL predicts a 
solution of 8 decaps, while using the open-source GA [14] gives a solution of 6 decaps. It 
is interesting to notice that for both cases, the trained DRL prefers the top decap locations, 
which matches our physical and empirical knowledge.
The second experiment with the modeling training is to fix the stackup as shown in 
Figure 14 (c) and change the board shape, IC location, VRM location, and decap locations. 
This time, the power player is moved to the third layer that is closer to the bottom side. 
Figure 14 (a) and (b) show two randomly generated examples. 5000 different boards are 
generated, among which 4500 are used for training and 500 are used for testing. The 
learning rate is 0.00003. The convergence of the training is plotted in Figure 15. The entire 





Figure 10. Board information of the first experiment. (a)(b) In the first experiment, two 
examples of randomly generated boards among the 5000 generated boards with different 
board shapes, IC locations, VRM locations, and decap locations. (c) The stackup for the 
5000 generated boards. The power layer is on the second layer.
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Figure 16 and Figure 17 show two randomly picked examples from the testing 
boards. In Figure 16, the trained DRL predicts a solution of 10 decaps, while using the 
open-source GA [14] gives a solution of 8 decaps. In Figure 17, the trained DRL predicts 
a solution of 8 decaps, while using an open-source GA [14] gives a solution of 7 decaps. It 
is interesting to notice that for both cases, the trained DRL prefers the bottom decap 
locations, which also matches our physical and empirical knowledge.
(c)
Figure 11. The training convergence of the first experiment. (a) Testing reward. (b)
Training reward. (c) Training loss.
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Figure 12. The first randomly picked test case for the first experiment. (a) The solution 
predicted by the trained DRL with 10 decaps. (b) The solution found by the GA with 8 
decaps. (c) The impedance of the DRL solution. (d) The impedance of the GA solution.
(a) (b)
Figure 13. The second randomly picked test case for the first experiment. (a) The solution 
predicted by the trained DRL with 8 decaps. (b) The solution found by the GA with 6 
decaps. (c) The impedance of the DRL solution. (d) The impedance of the GA solution.
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(a) (b)
Figure 13. The second randomly picked test case for the first experiment. (a) The solution 
predicted by the trained DRL with 8 decaps. (b) The solution found by the GA with 6 
decaps. (c) The impedance of the DRL. (d) The impedance of the GA solution. (cont.)
(a) (b)
(c)
Figure 14. Board information of the second experiment. (a)(b) Two examples of 
randomly generated boards among the 5000 generated boards with different board 
shapes, IC locations, VRM locations, and decap locations. (c) The stackup for the 5000 




Figure 15. The training convergence of the second experiment. (a) Testing reward. (b)
Training reward. (c) Training loss.
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(a) (b)
Figure 16. The first randomly picked case for the second experiment. (a) DRL solution, 
10 decaps. (b) GA solution, 8 decaps. (c) Impedance of DRL. (d) Impedance of GA.
(a)
Figure 17. The second randomly picked case for the second experiment. (a) DRL 




Figure 17. The second randomly picked case for the second experiment. (a) DRL 
solution, 10 decaps. (b) GA solution, 8 decaps. (c) Impedance of DRL. (d) Impedance of
GA. (cont.)
(a) (b)
Figure 18. Board information of the third experiment. (a)(b) In the third experiment with 
50 decap locations, two examples of randomly generated boards among the 2000 
generated boards with different board shapes, IC locations, VRM locations, and decap 




Figure 18. Board information of the third experiment. (a)(b) In the third experiment with 
50 decap locations, two examples of randomly generated boards among the 2000 
generated boards with different board shapes, IC locations, VRM locations, and decap 
locations. (c) The stackup for the 2000 generated boards. (cont.)
4.2. 50-LOCATION TEST CASE
The third experiment with the modeling training is to fix the stackup and board 
shape as shown in Figure 18 and change the IC location, VRM location, and decap 
locations. The number of decap locations is increased to 50. The matrix dimension of the 
boards is increased to 32*32, and the DNN structure is shown in Figure 19. Figure 18 (a) 
and (b) show two randomly generated examples. 2000 different boards are generated, 
among which 1800 are used for training and 200 are used for testing. The learning rate is 
0.000001. The convergence of the testing reward, training reward, and training loss is 
plotted in Figure 20. The entire training consumed about 4 days using one NVIDIA Tesla 
K80 GPU.
Figure 21 shows a randomly picked example from the testing boards. The trained 
DRL predicts a solution of 11 decaps while using the open-source GA [14] gives a solution
of 7 decaps. The predicted solution of the trained DRL is close to the GA solution, which 
means the trained DRL has a good generalization performance.
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Figure 19. Parameter definition for the DRL algorithm in this decap optimization 
problem, with 50 decap locations. The matrix dimension is 32*32.
Figure 20. The training convergence of the third experiment. (a) Testing reward. (b)
Training reward. (c) Training loss.
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Figure 20. The training convergence of the third experiment. (a) Testing reward. (b) 
Training reward. (c) Training loss. (cont.)
(a)
Figure 21. One picked test case for the third experiment. (a) The decap solution predicted 
by the trained DRL. (b) The solution found by the GA. (c) The impedance curve using 
the DRL solution. (d) The impedance curve using the GA solution.
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(c) (d)
Figure 21. One picked test case for the third experiment. (a) The decap solution predicted 
by the trained DRL. (b) The solution found by the GA. (c) The impedance curve using 
the DRL solution. (d) The impedance curve using the GA solution. (cont.)
5. GA FINETUNING
5.1. MODIFIED GA
The open-source GA [14] can be used for decap optimization by treating each decap 
location as a variable. In this paper, the value for each decap location is from 0 to 10, where 
0 means the location is empty, and 1 to 10 represents different decaps shown in Table 1. 
However, the open-source GA algorithm does not know the difference between 0 and 1~10. 
It treats 0 to 10 equally. Therefore, it is hard for the open-source GA to find the minimum 
decap number for a large search space within a short time.
To tackle this problem with the open-source GA, a modified GA algorithm [15] is 
developed. The difference of this modified GA is that it differentiates 0 with 1~10. The 
algorithm starts to search for a solution without any 0 values. If a solution can be found, 
then it will continue to search for a solution with one 0 value, and so on. After some 
iterations, the number of decaps in the solution cannot be reduced any more, which means
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the best solution with the minimum decap number has been found. Through this way of 
guiding the modified GA, it has better stability of converging to the optimal solution 
compared with the open-source GA [15]. Figure 22 describes the basic concept for this 
modified GA.
Figure 23 shows the convergence of the two GA algorithms for the example in 
Figure 21. The open-source GA could only find a 26 decap solution after 38 minutes search. 
However, the modified GA could find a 7-decap solution after 24 minutes. The modified 
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Minimum decap #
Figure 22. Illustration of the concept of the modified GA algorithm.
5.2. MODIFIED GA WITH SEED SOLUTION
As shown in Figure 21, the trained DRL can directly predict a solution of 11 decaps. 
Because of the strategy that the modified GA is using, the solution of the trained DRL can 
be used as a seed solution for the modified GA. Figure 24 shows that if  the 11 decap 
solution is fed to the modified GA, the modified GA only needs 13 minutes to find a 7
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decap solution, which is 50 % of the consumed time for the modified GA to search from 
scratch. This result means that by using the DRL solution as the seed solution, the search 
time for the modified GA can be significantly reduced.
(a) (b)
Figure 23. Convergence comparison between the modified GA and the open-source GA. 
(a) The convergence of the objective function using the open-source GA to a 26-decap 
solution using 38 mins. (b) The convergence of the objective function using the modified
GA to a 7-decap solution using 24 mins.
Figure 24. The objective function convergence by feeding the DRL solution to modified 
GA as the seed solution. A 7 decap solution is found using 13 mins.
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Table 2. Decap Solution Comparison
Methods Open-source GA Modified GA GA with seed solution
Decap # 26 7 7
Time 38 min 24 min 13 min
6. CONCLUSION
6.1. CONCLUSION
This paper demonstrates a novel method of using deep reinforcement learning 
(DRL) to accelerate the decap optimization process for power distribution networks (PDN). 
The main contribution of this paper is that a generalized DRL model is trained to consider 
the variations of PCB shape, stackup, IC location, VRM location, and decap locations by 
using large amounts of PCBs. The generalized model is reusable and can predict a near­
optimal solution for any new PCB that has never been used for training. Thereafter, the 
DRL solution is used as the seed solution for a modified genetic algorithm (GA). The 
search time for the modified GA can be greatly reduced. The methodology proposed in this 
paper is novel and valuable for accelerating the pre-layout decap optimization process in 
real PDN designs.
6.2. FUTURE WORK
This paper demonstrates the feasibility of training a generalized DRL model that 
can predict a near-optimal solution for new boards that have not been used for training. In 
future work, the variations of stackup will be included in the training, and the
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generalization performance can be improved. Moreover, more complicated parameters 
can be considered, such as continuous decap locations, different decap rotation angles, the 
effect of different decap sizes and prices, and the influence of different IC pin maps. Also, 
the efficiency of the modified GA algorithm can be further improved.
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Paper I presents a powerful method to efficiently calculate both DC and AC 
impedance for arbitrary-shape and multi-layer power distribution network (PDN) using 
boundary integration. By adopting a boundary element method (BEM), the quasi-static 
inductances between vertical vias can be calculated efficiently, and an equivalent L-C 
circuit can be constructed for multi-layer structures. By applying the well-known node 
voltage method and a matrix reduction approach, the equivalent circuit can be solved 
within a few seconds. Using a similar contour integral method (CIM), the DC plane 
resistances in arbitrary-shape metal planes can be fast calculated, and an equivalent 
resistive network can also be built to calculate the DC IR drop for multi-layer PDN. 
Therefore, by using the boundary integration methods, PDN impedance from DC to AC 
frequencies for arbitrary PCB shapes and stackups can be computed in just a few seconds, 
which has a perfect agreement with full-wave simulation results but can be thousands of 
faster than running full-wave simulations.
In Paper II, a novel concept of using deep learning to predict PDN impedance while 
considering the variations of board shape, stackup, IC location, and decap placement is 
proposed. A boundary element method (BEM) and the well-known node voltage method 
are adopted to quickly calculate the PDN impedance for arbitrary board shapes and 
stackup, which allows the algorithm to generate 1.3 million groups of training data with
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different board shapes, stackup, IC location, and decap placement. A convolution neural 
network (CNN) is constructed and trained with the produced data. The trained CNN can 
predict the impedance accurately for the testing cases, with a root mean square error 
(RMSE) of around 1 dB only. But the trained CNN has a much faster prediction speed than 
both full-wave simulations and the BEM method, using only 0.1 seconds. This deep 
learning algorithm can be a powerful tool for the application scenarios where a super-fast 
PDN impedance estimation is demanded.
Paper III demonstrates a novel method of using deep reinforcement learning (DRL) 
to accelerate the decap optimization process for power distribution networks (PDN). The 
main contribution of this paper is that a generalized DRL model is trained to consider the 
variations of PCB shape, stackup, IC location, VRM location, and decap locations by using 
large amounts of PCBs. The generalized model is reusable and can predict a near-optimal 
solution for any new PCB that has never been used for training. Thereafter, the DRL 
solution is used as the seed solution for a modified genetic algorithm (GA). The search 
time for the modified GA can be greatly reduced. The methodology proposed in this paper 
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